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Abstract 
Consumption of Energy is the major factor, in the various processing application like DSP, 
ASIC, and FPGA. The motive of this work is to approximate the multiplication process. The 
multiplier operands are rounding off to the two power N format which is nearest to the input 
values. With a small penalty of error, the speed and energy considerably increased. 
Literature survey reveals that earlier works are based on modifying the structure or 
complexity reduction of a specific accurate multiplier. This multiplier leads to better error 
rate when compared with other multipliers. So the rounding based inexact multiplication 
provides high speed and energy efficient for various processors. The hardware architecture 
is constructed for the approximate multiplication process for all possible multiplications 
using Quartus II 10.0 tools. The area, speed, and timing analysis are performed for this 
approach and for some existing accurate and approximate multipliers. The proposed 8-bit 
RoBA multiplier multiplication offers better efficiency in energy consumption when compared 
with other existing accurate and approximate multipliers. Furthermore, the area is 
compacted well besides it provides the reduction in Power Delay Area (PDA). In future, the 
capability of approximate RoBA multiplier was processed in the various processing in 
images.  
  
Keywords—Round-off, Approximate, Energy consumption Rounding Based Approximate 
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INTRODUCTION 
Energy minimization is major requirements 
in almost any electronic systems, 
especially the portable ones such as smart 
phones, tablets, and different gadgets. It is 
extremely desired to attain this 
minimization with minimal performance 
(speed) penalty [1].  Digital signal 
processing (DSP) blocks are most wanted 
in transportable components for realizing 
various multimedia applications. The 
computational core of these blocks is the 
ALU where the multiplications and 
additions are the major part [6]. The 
multiplications plays foremost operation in 
the processing elements which can leads to 
high consumption of energy and power. 
Many of the DSP cores implement image 
and video processing algorithms where 
final outputs are either images or videos 
prepared for human consumptions. It 
facilitates to go for approximations for 
improving the speed and energy in the 
arithmetic circuits. This originates from the 
limited perceptual abilities in observing an 
image or a video for human beings. In 
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addition to the image and video processing 
applications, there are other areas where 
the exactness of the arithmetic operations is 
not critical to the functionality of the 
system (see [2],[3]).  
 
Approximate computing provides an 
accuracy, speed and power/energy 
consumption. The advantage of 
approximate multiplier reduces the error 
rate and gain high speed. For correcting the 
division error compare operation and a 
memory look up is required for the each 
operand is required which increases the 
time delay for entire multiplication process 
[4]. At various level of abstraction 
including circuit, logic and architecture 
levels the approximation is processed [5]. 
In the category for approximation methods 
in function, a number of approximating 
arithmetic building blocks, such as adders 
and multipliers, at different design levels 
have been suggested in various structures 
[6],[7]. Broken array multiplier was 
designed for efficient VLSI 
implementation[8]. The error of mean and 
variance of the imprecise model increase 
by only 0.63% and 0.86% with reverence 
to the precise WPA and the maximum error 
increases by 4%. Low-Power DSP uses 
approximate adders which are employed in 
different algorithms and design for signal 
processing. In contrast with standard 
multiplier, the dissipated power for the 
ETM dropped from 75% to 90%. While 
maintaining the lower average error from 
the conventional method, the proposed 
ETM achieves an impressive savings of 
more than 50% for a 12 x 12 fixed-width 
multiplication.  
 
ROBA MULTIPLIER DESCRIPTION 
The motive behind this  approximate 
multiplier is to make use of the ease of 
operation of power n (2n ) .To elaborate on 
the process of the approximate multiplier, 
first, let us denote of the input of A and B 
rounded value by Ar and Br, respectively. 
The multiplication of A by B can be write 
as  
 
A x B = (Ar - A) x (Br – B) + Ar x B + Br x A – Ar x Br    ----1 
 
Key observation is to facilitate the 
multiplications of Ar * Br, Ar * B, and Br 
X A may be implemented just by the 
operation of shifting which is publicized in 
the eqn (1). The hardware implementation 
(Ar – A) X (Br – B), however, is rather 
complex. The weight of this term in the 
concluding result, depends on differences 
of the exact numbers from their rounded 
ones, is typically small. Hence, it is 
proposed to omit this part from (Ar -A) x 
(Br – B), helping simplify the 
multiplication operation shown in the eqn 
(2). Hence, to perform the multiplication 
process, the following expression is used      
     
A x B = Ar x B + Br x A – Ar x Br                ----2 
 
While both values lead to same effect on 
the accuracy of the multiplier, selecting the 
larger one (expect for the value p=2) leads 
to a smaller hardware implementation for 
determining the nearest rounded value. It 
originates from the detail that the number 
in the composition of 3 × 2 p−2 considered 
as do not care in the both rounding process 
up and down manner, and smaller logic 
expressions may be achieved. With the 
help of accurate and approximate equation 
the proposed architecture can be designed. 
Fig 1 provides the detail block diagram for 
the RoBA multiplier which is applicable 
for the two processing such as unsigned 
multiplication, signed multiplication
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Fig.1 Block Diagram for RoBA Multiplier 
 
If the operation is for unsigned 
multiplication the sign detector and sign set 
is disabled which can speed up the 
multiplication process. The two inputs are 
provided to the detector block which 
detects MSB of the input and it is provided 
to the sign set block to denoted signed or 
unsigned multiplication. Rounding and 
shifter are worn to reduce the operands 
value to the nearest power of 2 and it can 
be shifted with the help of barrel shifter. 
There are 3 levels of shifter for the 
following terms obtained in the 
approximate equation. The kongee stone 
adder is used to add the two functions from 
the shifter. The sign can be set with the 
help detector block [9]. 
 
If the output is negative the error value is 
calculated by inverting the output equation 
and it is added with binary value of 1. It 
supposed to be noted that contrary to the 
previous work where the approximate 
result is lesser than the exact result, the 
final result calculated by the RoBA 
multiplier may be either larger or lesser 
than the exact result depending on the 
magnitudes of Ar and Br compared with 
those of A and B , respectively. Note that 
if one of the operands (say A) is lesser 
than its equivalent rounded value while the 
other operand (say B ) is larger than its 
equivalent rounded value, then the 
approximate result will be larger than the 
exact result. Because the term (A r − A) × 
(B r − B) will be neglected. Since the 
differentiation between (1) and (2) is 
precisely this product, the approximate 
result becomes higher than the exact one. 
Similarly, if both A and B are larger or 
both are lesser than Ar and Br, then the 
approximate result is lesser than the exact 
result. Hence, before the multiplication 
operation starts, the  values of both input 
are absolutes and the output sign of the  
result are based on the inputs signs be 
determined and then the operation be 
performed for unsigned numbers and, at 
the last stage, the proper sign be applied to 
the unsigned result. 
 
STRUCTURE LEVEL DESIGN OF 
ROBA MULTIPLIER 
From the equation 1 and 2 the structure 
level implementation of the multiplier 
were designed. The inputs are represented 
in the format of two’s complement. First, 
the signs of the inputs are determined, and 
for each negative value, the unconditional 
value is generated. Next, the rounding 
block extracts the nearest value for each 
unconditional value in the form of 2n.  The 
bit width of the output of this block is n 
(the most significant bit of the absolute 
value of an n-bit number is zero for two’s 
complement format). To determine the 
nearest value of input A, the operands are 
rounding off to the power of 2 with the 
help of rounding criteria. 
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There are four cases for selecting final 
rounded of value from the original input 
values there are discussed below 
 
1. Ar is high and Br is low. 
2. Ar is low and Br is high. 
3. Ar is high and Br is high. 
4. Ar is low and Br is low. 
 
By selecting the case one, the approximate 
result is larger when observed with exact 
result. From the case two and three, the 
approximate result is somewhat larger than 
the accurate result in contrast with case 
one. For case four, the approximate result 
is lower than the exact result. The program 
should be slightly modified for each one of 
the cases. The rate or error is extremely 
low down for case one and four in contrast 
with other two cases.
 
 
Fig.2 RTL architecture for ROBA multiplier 
 
The error rate is the important factors that 
should be considered while designing the 
approximate multiplier. The distance 
between exact and inexact results for the 
approximate multiplier is calculated before 
calculating the error rate of the rounding 
based approximate multiplier. The 
hardware architectures of the sign detector, 
rounding, barrel shifter, kongee stone, 
subtractor and the sign set modules. The 
RTL architecture for RoBA multiplier is 
shown in Fig 2 taken by cadence encounter 
tool 180-nm technology. The sign set 
block is used to negate the output if the 
final output is negative valued. To negate 
values, which have the representation of 
two’s complement, the corresponding 
circuit based on X+ 1 should be used. To 
speed up negation operation, one may skip 
the incrementation process in the negating 
phase by accepting its associated error. As 
will be seen later, the impact on the error 
decreases when an input width increases. 
 
If the negation is performed exactly 
(approximately), the implementation is 
called signed RoBA (S-RoBA) multiplier 
[approximate S-RoBA (AS-RoBA) 
multiplier]. If the inputs are always 
positive, to speed up and decrease the 
power consumption, the sign detector and 
sign set blocks are omitted from the 
architecture, providing us with the 
architecture called unsigned RoBA (U-
RoBA) multiplier. 
 
RESULTS AND DISCUSSIONS 
In this section, inaccuracies of the three 
architectures discussed above are c o n s i 
d e r e d. The Verilog code was 
implemented in Xilinx 14.2 software [10]. 
The inaccuracies of the U-RoBA 
  
 
 
5 Page 1-8 © MAT Journals 2017. All Rights Reserved 
 
Journal of VLSI Design and Signal Processing  
Volume 3 Issue 3  
multiplier and S-RoBA multiplier, which 
originate from omitting the term (A r − A) 
× (B r − B) from the accurate 
multiplication of A × B, are the same. 
Assuming Ar and Br are equal to 2
n
 and 2
m
, 
respectively, the maximum error occurs 
when A and B are equal to 3 x 2
n
 and 3 x 
2
m
, respectively. Hence the error rate for 
signed approximate RoBA is specified in 
the eqn (3). 
 
In this case, both Ar and Br have the 
maximum arithmetic difference from their 
corresponding inputs rounding which is 
equal to and 2
m
, respectively and their 
maximum error rate is given in the eqn (4). 
 
For the AS-RoBA multiplier, the error 
includes the supplementary term due to 
approximate negation. In the worst case 
(where both inputs are negative), one may 
obtain the maximum error from the eqn 
(5). 
 
Compared with above equation the 2
nd
 
term comes from the negation 
approximation taken from the following 
relation: 
 
Therefore the eqn (6) shows that the error 
was A+B+1. If one of the inputs is 
negative, the AS-RoBA multiplier error is 
higher than that of the two other RoBA 
multiplier types. Therefore the maximum 
error for the U-RoBA and S-RoBA 
architectures is %11.1, which is same as 
that of [1]. Also, when both inputs are 
negative, the final result will be positive; 
one still needs to negate the negative 
inputs. Based on this formulation, when 
one of the inputs is −1, the maximum 
error, which is 100%, occurs. Finally, for 
the AS-RoBA multiplier, as mentioned 
before, the maximum error happens when 
anyone of the inputs is -1.
 
Table-I 8-Bit signed multiplication 
 
 
The simulation process is performed with 
the help of Quartus tool and the 
performance characteristics such as area, 
power and delay are reported through the 
Cadence tool. The simulation result of the 
RoBA is shown in following figures 3 and 
4. From the simulation diagram the given 
input vectors A and B are forced to value 
required in the simulation window.
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Fig.3 simulation result for 8-bit multiplier 
 
 
Fig.4 simulation result for 16-bit RoBA operation 
 
The area, power and delay are calculated for different approximate and accurate multiplier in 
cadence encounter tools. 
 
Table – II Performance Analysis For Various 8-Bit Approximate And Accurate Multipliers 
 
 
The U-RoBA, S-RoBA multiplier are 
compared with the some of the exact and 
in-exact multipliers like Booth, Wallace, 
accurate pipelined, accurate array 
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multiplier in stipulations of logic cells, 
area, power, energy, delay, power delay 
area and energy-delay product. The 
performance analysis for various 
multipliers mentioned above is performed 
in cadence encounter tool in 180nm 
technology. The unsigned and signed 
multiplier using rounding based 
approximation provided the efficient 
energy when compared to all the other 
multiplier techniques. The overall energy 
for the S-RoBA and U-RoBA multiplier 
achieved 4.59 pJ and 3.43 pJ respectively 
which are dyed by the red mark in table II. 
Therefore the 8-bit approximate S-RoBA 
and U-RoBA multipliers are provided high 
efficiency by comparing the all other 8-bit 
accurate and approximate multiplier in the 
cadence 180-nm technology. 
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CONCLUSION AND FUTURE SCOPE 
High-speed and energy efficient 
approximate multiplier were proposed. 
The RoBA multiplier had a high accuracy 
depend upon the 2n input form. The high 
exhaustive computation part is neglected 
to provide high performance. So hardware 
structural design is designed for S-RoBA, 
RoBA and AS-RoBA multiplier. The 
efficiencies of the RoBA multiplier were 
compared with some existing accurate and 
approximate multipliers with different 
parameters. With the help of comparison 
table, RoBA multiplier provides the better 
area, power, and energy efficient when 
compared with some already proposed 
accurate and approximate multiplier. 
 
The negation of output bit in the signed 
multiplier causes the maximum error rate. 
Therefore in future, the maximum error 
rates can be compact by minimizing the 
error rate equation which is identical to the 
error rate equation of unsigned RoBA 
multiplier. In future, the proposed 
multiplier will be applied in the various 
images processing applications. 
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